
Senior Design Verification Engineer

Senior Design Verification Engineer
120
Applications
Bengaluru
Full-Time
Mid-Level: 4 to 6 years
Posted on Nov 28 2024
Not Accepting Applications
About the Job
Skills
UVM
Verilog
SystemVerilog
ASIC Verification
Ethernet
I2C
Universal Asynchronous Receiver/Transmitter (UART)
PCIe
Job Responsibilities
- Proficient in Verilog, System Verilog, UVM, object-oriented programming,
- Firm understanding of constrained random functional verification, coverage, and assertions.
- Experience with test plan development and development of verification environments from ground up.
- Experience with verification of complex blocks, regressions and coverage closure.
- Experience with gate level simulations and debug.
- Excellent debugging, analytical and problem-solving skills.
- Strong inter-personal, teamwork and communication skills.
- Expected to be highly independent, proactive and result-oriented to achieve verification goals.
Preferred Qualifications:
- Knowledge of I2C, UART, SPI, Ethernet, Video (DisplayPort, CSI/DSI), PCIe and Audio I2S interfaces.
- Experience with lab silicon bring-up, validation and production test support.
About the company
Modernize chip solutions is one of the fastest-growing semiconductor services company. We deliver end-to-end solutions of the best quality with the shortest development cycle to the global semiconductor industry. Our cutting edge solutions include : - ASIC Design- Verification- Physical Design- DFT- Circuit Design & Layout- FPGA Design and Emulation
Modernize chip solutions is one of the fastest-growing semiconductor services company. We deliver end-to-end solutions of the best quality with the shortest development cycle to the global semiconductor industry. Our cutting edge solutions include : - ASIC Design- Verification- Physical Design- DFT- Circuit Design & Layout- FPGA Design and Emulation
Industry
Semiconductor Manufacturi...
Company Size
51-200 Employees
Headquarter
Hyderabad, Telangana
Other open jobs from Modernize Chip Solutions Pvt. Ltd
